

FIG. 1




FIG. 2




FIG. 3




FIG. 4

IMPEDANCE CODE		OPERATING BUFFERS (NUMBER)		DQ IMPEDANCE
IC1	IC0			
0	0	NONE	0	∞
0	1	100~102	3	R
1	0	110~122	6	R/2
1	1	100~122	9	R/3

FIG. 5

SLEW RATE CODE			PMOS WHICH ARE ON STATE	ON RESISTANCE OF PRE BUFFERS	OUTPUT SLEW RATE
SR<2>	SR<1>	SR<0>			
1	1	1	40~42	SMALL	BIG
1	1	0	40,41		
1	0	1	40,42		
1	0	0	40		
0	1	1	41,42		
0	1	0	41		
0	0	1	42	BIG	SMALL
0	0	0	NONE	∞ (PROHIBIT)	-

FIG. 6

BUFFER GROUPS CONTROLLED BY SLEW RATE	IMPEDANCE CODE COMBINATION (IC1,IC0)			
	0,0	0,1	1,0	1,1
20	∞	3*R	1.5*R	R
21	∞	3*R	1.5*R	R
22	∞	3*R	1.5*R	R
TOTAL	∞	R	R/2	R/3

FIG. 7




FIG. 8




FIG. 9




FIG. 10




FIG. 11




FIG. 12




FIG. 13




FIG. 14




FIG. 15




FIG. 16(a)




FIG. 16(b)




FIG. 17




FIG. 18




FIG. 19




FIG. 20




FIG. 21




FIG. 22




FIG. 23




FIG. 24




FIG. 25




FIG. 26




FIG. 27




FIG. 28




FIG. 29




FIG. 30




FIG. 31




FIG. 32

WIRING CONNECTING DRAIN

FIG. 33




FIG. 34




FIG. 35




FIG. 36




FIG. 37




FIG. 38




FIG. 39




FIG. 40




FIG. 41




FIG. 42




FIG. 43




FIG. 44




FIG. 45




FIG. 46




FIG. 47

